地址：http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PG01&s1=20060071845&OS=20060071845&RS=20060071845
内容：
United States Patent Application 20060071845
Kind Code A1
Stroili; FrankD ; et al. April 6, 2006
--------------------------------------------------------------------------------
Multifunction receiver-on-chip for electronic warfare applications
Abstract
What is provided is a receiver-on-a-chip comprising a monolithic integrated circuit that reduces the receiver to a cigarette-pack-sized assembly mountable directly at an antenna element, with a much-increased operational bandwidth and instantaneous bandwidth, increased dynamic range and with a two-order-of-magnitude decrease in size and weight. Moreover, because of the elimination of all of the I/O drivers and attendant circuitry, power consumption is reduced by two-thirds, whereas the mean time before failure is increased to 10,000 hours due to the robustness of the monolithic integrated circuit and use of fiber optics.
Claims
1. A flexible multi-function broadband receiver system for use in electronic warfare on vehicles having weight, size and power consumption limitations, comprising a receiver-on-a-chip having components monolithically formed on a substrate to provide a single integrated circuit chip for performing broadband signal detection using high speed analog-to-digital converters, at least one down-conversion circuit, a digital automatic gain control circuit, a digital signal processor for defining receiver function and a serializer all located on the single chip, whereby modularization is avoided and wherein size and power consumption are minimized.
2. The system of claim 1, wherein the transistors in a circuit thereto include silicon germanium transistors having switching speeds exceeding 100 GHz, thus to provide for said high speed analog-to-digital converters and reducing the number of IF down-conversion stages.
3. The system of claim 1, and further including an array of antenna elements, one of said receivers located and coupled to a respective antenna element such that said receivers are located at the antenna elements.
4. The system of claim 3, wherein each of said receivers includes a fiber optic output, and further including a unit for processing the outputs of said receivers and fiber optic cables coupling said receiver to said unit, thereby to eliminate the necessity of providing coaxial cable between an antenna element and a follow-on processing unit.
5. The system of claim 1, wherein the circuits of said receiver-on-a-chip are direct coupled, thus eliminating the requirement for drivers and buffers between the circuit elements of said receiver, thus to markedly reduce power consumption.
6. The system of claim 1, wherein said receiver-on-a-chip occupies no more than seven cubic inches.
7. The system of claim 1, wherein the operating frequency of said receiver is between 0.039 GHz and 18 GHz.
8. The system of claim 1, wherein the instantaneous bandwidth of said receiver is in excess of 2000 MHz.
9. The system of claim 1, wherein the weight of said receiver is less than one pound.
10. The system of claim 1, wherein the mean time before failure of said receiver exceeds 10,000 hours.
11. An electronic warfare receiver system light and small enough to be located on an unmanned aerial vehicle and having a power consumption minimized to maximize endurance, comprising: an array of antenna elements on said unmanned aerial vehicle; a lightweight monolithic receiver-on-a-chip receiver located at each antenna element; fiber optic cables coupled at one end to the output of respective receivers; and, a processor coupled to the other ends of said fiber optic cables for processing the individual outputs of said receivers.
12. The system of claim 11, wherein each of said receiver-on-a-chip receivers has a volume of less than 7 cubic inches.
13. The system of claim 11, wherein each of said receiver-on-a-chip receivers weighs less than a pound.
14. The system of claim 11, wherein there are no I/O drivers between the circuits on said integrated circuit chip, whereby the power consumption of said receiver-on-a-chip receiver can be made less than 10 watts.
15. A broadband receiver-on-a-chip receiver manufactured in a monolithic process using silicon-germanium transistor technology so as to produce transistor switching speeds in excess of 100 GHz to effectuate a 0.03 GHz to 18 GHz operational bandwidth.
16. The receiver of claim 15, wherein said receiver includes super high-speed analog-to-digital converters running at over 100 GHz to reduce the requirement for numbers of IF |
